

Technical Details

Parameter		Specification		
MicroLabBox		Front Panel Variant	Top Panel Variant with BNC Connectors	Top Panel Variant with Spring-Cage Terminal Blocks
Processor	Real-time processor	<ul style="list-style-type: none"> ■ NXP (Freescale) QorIQ P5020, dual-core, 2 GHz ■ 32 KB L1 data cache per core, 32 KB L1 instruction cache per core, 512 KB L2 cache per core, 2 MB L3 cache total 		
	Host communication co-processor	<ul style="list-style-type: none"> ■ NXP (Freescale) QorIQ P1011 800 MHz for communication with host PC 		
Memory		<ul style="list-style-type: none"> ■ 1 GB DRAM ■ 128 MB flash memory 		
Boot time		<ul style="list-style-type: none"> ■ Autonomous booting of applications from flash (depending on application size), ~5 s for a 5 MB application 		
Interfaces	Host interface	<ul style="list-style-type: none"> ■ Integrated Gigabit Ethernet host interface 		
	Ethernet real-time I/O interface	<ul style="list-style-type: none"> ■ Integrated low-latency Gigabit Ethernet I/O interface 		
	USB interface	<ul style="list-style-type: none"> ■ USB 2.0 interface for data logging ("flight recorder") and booting applications via USB mass storage device (max. 32 GB supported) 		
	CAN interface	<ul style="list-style-type: none"> ■ 2 CAN channels (partial networking supported) 		
	Serial interface	<ul style="list-style-type: none"> ■ 2 x UART (RS232/422/485) interface 		
	LVDS interface	<ul style="list-style-type: none"> ■ 1 x LVDS interface to connect with the Programmable Generic Interface PGI1 		
Programmable FPGA ¹⁾		<ul style="list-style-type: none"> ■ Xilinx® Kintex®-7 XC7K325T FPGA 		
Analog input	Resolution and type	<ul style="list-style-type: none"> ■ 8 14-bit channels, 10 Msps, differential; functionality: free running mode ■ 24 16-bit channels, 1 Msps, differential; functionality: single conversion and burst conversion mode with different trigger and interrupt options 		
	Input voltage range	<ul style="list-style-type: none"> ■ -10 ... 10 V 		
Analog output	Resolution and type	<ul style="list-style-type: none"> ■ 16 16-bit channels, 1 Msps, settling time: 1 µs 		
	Output voltage range	<ul style="list-style-type: none"> ■ -10 ... 10 V 		
	Output current	<ul style="list-style-type: none"> ■ ± 8 mA 		
Digital I/O		<ul style="list-style-type: none"> ■ 48 bidirectional channels, 2.5/3.3/5 V (single-ended); functionality: bit I/O, PWM generation and measurement (10 ns resolution), pulse generation and measurement (10 ns resolution), 4 x SPI Master ■ 12 bidirectional channels (RS422/485 type) to connect sensors with differential interfaces 		
Electric motor control I/O functionality	Separate interfaces	<ul style="list-style-type: none"> ■ 2 x Resolver interface 		
	Functionality on digital I/O channels	<ul style="list-style-type: none"> ■ 6 x Encoder sensor input ■ 2 x Hall sensor input ■ 2 x EnDat interface ■ 2 x SSI interface ■ Synchronous multi-channel PWM ■ Block commutational PWM 		
Sensor supply		<ul style="list-style-type: none"> ■ 1 x 12 V, max. 3 W/250 mA (fixed) ■ 1 x 2 ... 20 V, max. 1 W/200 mA (variable) 		
Feedback elements		<ul style="list-style-type: none"> ■ Programmable buzzer ■ Programmable status LEDs 		
Theft protection		<ul style="list-style-type: none"> ■ Kensington® lock 		
Cooling		<ul style="list-style-type: none"> ■ Active cooling (temperature-controlled fan) 		
Physical connections		<ul style="list-style-type: none"> ■ 4 x Sub-D 50 I/O connectors ■ 4 x Sub-D 9 I/O connectors ■ 3 x RJ45 for Ethernet (host and I/O) ■ USB Type A (for data logging) ■ 2 x 2 banana connectors for sensor supply ■ Power supply 	<ul style="list-style-type: none"> ■ 2 x Sub-D 50 I/O connectors ■ 48 x BNC I/O connectors ■ 4 x Sub-D 9 I/O connectors 	<ul style="list-style-type: none"> ■ 2 x Sub-D 9 I/O connectors ■ 27 x spring-cage terminal block connectors with 8 pins each

¹⁾ User-programmable via RTI FPGA Programming Blockset. Using the RTI FPGA Programming Blockset requires additional software.